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FETSIM USER'S MANUAL
GENERAL DESCRIPTION
FETSIM is a batch program written in FORTRAN IV which does
D. C. and transient analysis of MSS circuits. Circuits employing
N-MOS transistors and/or P-MOS transistors in either a,bulk
technology or an SOS technology, or almost any combination of
R-C elements may be analyzed. The program requires as input data
the complete circuit topology, device parameters, process para-
meters, and control parameters. The user can specify initial node
conditions and the input pulse format. For example, pulse rise
time, fall time, width and time between succeeding pulses are all
independently controllable.
The program contains a sophisticated mathematical model that
can accurately handle either N-MOS, P-MOS, Bulk or SOS devices.
Sensitivity to process changes is maintained by requiring such
process parameters as threshold voltage and doping level as program
inputs.	 Intrinsic MOS phenomenon such as parasitic feedback capaci-
tance and variation of threshold voltage with source potential are
handled implicitly by the model. The program transforms the input
data into a set of n nodal equations. These n ordinary differential
equations are then numberically integrated. The output consists of
a listing of n node voltages (in volts) and all transistor currents
(in mA) vs time (in seconds).
The present version is dimensioned such that the program can











These limits can be expanded simply by changing the size of
the appropriate valuables and arrays. Circuits having about 50 nodes
require about 185,000 bytes or 45,000 four-byte words.
A user's flowchart for FETSIM is given in Fig. 1. A circuit





ENTER TOPOLOGICAL CIRCUIT DA'.-
1 - ALL CIRCUIT NODES NUMBERFD
2 - ALL NODAL CONNECTIONS LISTED FOR CIRCUIT
ELEMENTS (R. C. AND TRANSISTORS)
9 - ALL TRANSISTOR GEONIETRIES SPFC411:D
ENTER PROCESS PARAMETERS
THRESHOLD VOLTAGES. DOPING LEX'FLS; OXIDE
THICKNESS, MOBILITIES, CHANNEL LFNGTFIS,
ETC.
ENTER ELECTRICAL CIRCUIT DATA
1 - INITIAL X'OLTAGES
2 - EXTERNALLY APPLIED VOLTAGES
ENTER PRINTOUT INFORMATION
1 - SIMULATION TINIF
2 - FREQUENCY OF PRINTOUT
FETSIM
PRINTOUT
I - NOW. VOLTAC ES V5. TIML
2 - TRANSISTOR CURRENTS VS. TIME
FIE. 1 FETSIM Flowchart
^t	 e
INM DATA PREPARATION
Circuit analysis begins vith a schematic diagram prepared in
the follwAng any►.
Number the nodes sequentially, beginning with all independent nodes.
Because the program tutcmatioally connects all P-NDS substrates to node 1
and all N-NHS substrates to node 2,
NODE 1 W BE THE MST POSITIVE VOLTAGE AND
NODS: 2 MUST BE THE MM NMATIVE VOLTAGE.
Number all ca*ment types sequentially- For P-NOS transistors P(1)
to P(0), for N-NOS transistors N(1) to N(NN), for ree'rtors R(1) Co R(NR) and
for capacitors C(1) to C(NC). RESISTORS AND CAPACITORS MUST BE ENTERED
AS LUMM CONSTANTS.
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For FETSIM, the threshold voltage of an MOB transistor is defined as the
gate voltage regw1red for 10 pA source-drain ourrent with a 10 V source-drain bias.










Vrp MIA%VItfb NT	 VTW hEA5VwtD RT
Vp = - 10,0v ) I0= - IDAyA	 Vp = r- IQ.OV , Ip = 10&A.A








Input pulse specifications are as shown below. If T  is left blank, the
program will automatically set T  s 1 second. In terms of 10-90% rise and fall
times: TL • T  0 2.2 '1 L. V
	
PuLtE -A
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FETSIM MSS MODEL
The MOS model used in FETSIM is based on a derivation
following that of Ihantola. l By considering the dopino level(s)
of the ionized acceptors (or donors) in the substrate material,
several second order physical effects are implicitly accounted
for. These include the apparent decreased carrier mobility
resulting from heavy substrate doping and the gating effect
associated with stacked devices.
A linearized empirical approach 2 is utilized as a means of
-handling the finite drain conductances in the saturation region.
In addition, surface channel mobility modulation, as a function
of gate voltage, is modeled along the lines proposed by Schrieffer.3
The resulting four terminal MOS device model is ideally suited
for large signal analysis and is directly applicable to either bulk
MOS calculations or dielectrically isolated device (SOS) calculations.
Essentially the FETSIM model divides MOS transistor operation
into one of three possible	 cases.
CA
'—ASE1 : IVG 1'< IV TI IVGJ < JVTH
IDS = 0
Case I is the trivial case: here the magnitude of the gate
voltage is below the effective threshold voltage necessary
to cause transistor conduction. 	 In this case the device
current is zero.
CASE II:	 IIGI'?'IVTI	 All SOS Devices or Bulk
Devices when source and
IVD 1 G JVSATI	 substrate common




Case II handles the special case of a conducting transistor
with its source and substrate electrically connected. The
expression for the channel current contains three terms -
the first two of which are those fond in the generally
accepted model of SAH 4 . The third term,4/3 A VD 3/2 introduces
the effect of the substrate doping level.
	 (The expressions
for 0, K. VTH, V SAT. and OC can be found in Table I.) It is
this term that accounts for the reduced effective mobility
associated with highly doped MOS suiostrates. The (1+ oCVD)
factor accounts for the finite slope of the drain character-
istics in the saturation region. SOS devices are always
handled with CASE I and CASE II
CASE III:	 IVGSI-71VTMI
IVDJ L VSAT`
All Bulk devices where
source and substrate
are not connected
IV S I - (V SAT 4
I D ` K II(VG- V T)( V O-VS)-(V D 2 -VS 2 ) - 4/3 4j (VD+20F)3/2
(VS+2PF) 3/2 )] x ( 1 +0yDS)1
Note: VG, VD, 6 V S
 are measured relative to the substrate.
Case III covers the generalized and more complicated case
where neither the source nor the drain are connected to
the substrate.	 (When either the source or the drain are






Case III permits the accurate handling of "stacked"
transistors (for example,3 input NOR gates). Generally
this case applies to Bulk devices only, however it is
used in SOS calculations whenever device sutstrates are
not permitted to "float".
The model is programmed in such a way as to set VD-VSAT
whenever V D > V G - VTH and VS - VSAT whenever V S >V G - VTH.
The programming technique permits saturated transistors and
the gating effect to be handled.
MOS transistors processed in a bulk LSI technology share a
common substrate. Generally N-MOS devices are fabricated
within a common p-well while P-MOS devices are fabricated
within a common n-type material.	 Inherent to this scheme is the
possibility that the sources and drains of "stacked" tran-
sistors (in functional gates and transmission gates) can become
back biased with respect to the fixed potential of the common
substrates.	 This, "gating effect", aives rise to an apparent
Increase in the threshold voltages of the associated tran-
sistors. This phenomena is modeled in the equations of CASE III.
In comparison, MOS transistors processed in one of the SOS
LSI technologies are fabricated, within separate, independent
islands of substrate material. 	 This technique leaves the
channel material free to be defined by the source and drain
4 -
potentials of each transistor.	 In the case of N-MOS devices,
the p-type channel material is defii,^d by the source or drain—
whichever is at the lower potential. Similarly for P-MOS
devices, the n-type channel material is defined by the source
or drain whichever is the higher potential. T is phenomena
is modeled by automatically defining the substrate of each
SOS-LSI transistor to be at the lowest of the source and
drain potentials for N-devices and highest of the source and
drain potentials for P-devices. When this is done the more
generalized CASE III reduces to CASE II.
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SOS Device and Processing Parameters
An important aspect of computer aided circuit simulation is
the determination of the values of the physical device parameters.
Fortunately, many of the parameters can be accurately determined
from the mask layout and an elementary knowledge of the processing
sequence. For a particular processing run, the parameters that are
most difficult to determine are the substrate impurity concentration,
N; the mobility
	 the effective channel length 1, the threshold
voltages, VT; and the channel and field oxide thickness Tox.
	
In
the ideal case, a four terminal test transistor of known geometry
will be available to provide for direct measurement of threshold
voltages, drain currents, and a means of calculating the substrate
impurity concentration.. The mobility and effective channel lengths
may also be calculated at this time, When test devices are
unavailable nominal parameters may be inserted.
For most switching applications, the saturation current at full
gate and drain voltage is a primary importance.
	 It is this current
(or a fixed portion of it) that will charge and discharge all load
capacitors and thereby determine a circuit's dynamic performance.
In a sense, it may 1, e considered to be a composite figure of
merit for all of the processing parameters.
	 For accurate simulation
results, the device saturation current predicted by the device
model must therefore be equal to that measured on an actual device
under identical bias conditions.
	
For calibration purposes, the
saturation current at full gate voltage is one of the parameters
listed in Table II#.
- 2 -
Table II4 lists the SOS parameters that are needed to both
run the FETSIM program and to calculate the parasitic loading
elements. The values listed are from representative samples of
ATL-011 SOS test chips. Comments pertaiiA ng to the method used to
arrive at these parameters are also listed.
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	 Threshold Voltage P-Transistor AJ
0 IDS n IOuA
b"gi p	 Threshold Voltage N-Transistor AO
IDS n l0ua
L	 Channel Length (Effective)
up	 Effective Surface Hole Mobility
(VGS-O) ro
un	 Effective Surface Electron Mobility
SVGS-0)
11 0 	Donor Dens? `y©
NA	Acceptor D,nsity ©
TO X	Gate Oxide Thickness
Slope	 N (In	 Saturation)	 Slo	 a	 of	 Drain
Characteristic-N	 A^
Slope	 P (In	 Saturation)	 Slone	 of Orain
Characteristic-P
CG S Capacitance	 (Gate-to-Source)	 Q
CGD Capacitance	 (Gate-to-Drain)
R p Resistance of Polysilicon 	 Strip	 OA
IN Saturation	 Current	 at	 Full	 Gate	 and
Drain	 Voltage	 (10.OV)	 (A^
Ip Saturation Current at	 Full	 Gate and
Drain	 Voltage	 (10.OV)	 A
(A) - obtained by direct measurement on	 test devices
-	 the	 ratio (u/L)	 is	 chosen	 to	 adjust	 the simulated
Saturation Current to equal	 the measured value.	 Once
the	 ratio for	 each device	 type	 has	 been chosen,	 the
engineer is	 free	 to	 chose	 either	 u	 or	 L -	 whicnever
is	 known to	 the	 greatest	 accuracy.
j -	 obtained from	 processin g	specifjcations
FETS)M EXAMPLE
Highlights:
1. Design/Performance review of a n -Type, S/R
Flip-Flop (Standard Cell 02020).
2. Technology - double-epi, enhancement mode,
SOS.
3. Processing Parameters - SOS Test Chip (ATL-011).
summary:
The design and performance of Standard Cell a2020 is reviewed
with particular attention given to evaluating output rise/fall times
and clocking times. 'Although the actual circuit implementation
incorporates 26 transistors, the analysis considers only 18 active
elements. The other 8 transistors are in the Set/Reset Circuitry
end have been reduced to passive elements for this analysis. The
1 6 parasitic capacitors (resulting from transistor gates and metal/
poly/epi crossovers) and the 3 parasitic resistors (resulting from
the poly and epi interconnects) are determined directly from the
Circuits to p ology (layout). The processin g parameters u-ed in the
analysis are taken from samples of the Douhle-Fpi/'-0S Test Chip
^ATL-Pll) and are listed in Table I.
The circuitry is exercised b y a p plyin g waveforms to the Data
-i ­ d Clock in p uts and obse.•! ng the circuits
	
internal and output
—de responses to these stimuli.	 Figure 1 is a datailed workin-
icher,atic of the Data and Clock portions of the 20 7 0 cell.	 Each
We is numbered as a means of describin g the circuits inter-
connection to FCTSIM.	 Rise/fall times of the in p ut waveforms are
-set at 10ns (2.2x4.5ns) while the output rise/fall times may be
determined directly from the printout. The	 loading at the Q and
outputs is set at IOpF and 40pF respectively. Figures 2 and 3
are rul iced copies of a portion of the FFTSIM printout for this
particular run. Figure 4 is a sketch of some of the I/O waveforms
associated with this run. As can be seen a load of 4pF at I will
result in a clocked delay of 12.5ns from the fallina edge of "C"
to the rising edge of ?f. This is reflected in the ?n? n cells data
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VT P Threshold Voltage P-Transistor -1.5V
V TN Threshold Voltage N-Transistor +1.5V
L Channel	 Length	 (Effective) 0.25(0.20)	 mils
uo Effective	 Surface	 Hole Mobility 40n cm 2 /V	 s
(VGS-0)




N A Acceptor Density 1;5x1015/cm3
TOX Gate Oxide Thickness 1200
Slope	 N (In	 Saturation)Slope	 of	 Drain 0.02
Characteristic-4




C GD Capacitance	 (Gate-to-Drain) n.2pF/mil2
Rp Resistance	 of	 Polysilicon	 Strip 60 ohm/
APPENDIX A
The following appendix describes the use of the graphics
output capability which has been added to FETSIM. This cap-
ability is not presently supported by the Marshall Space Flight
Center due to the requirement of several CALCOMP subroutines
which are not presently available on the MSFC computer aided
design system. These subroutines are by name:
AXIS PLOTS PLOT SCALE LINE NEW PEN
The FETSIM source tape available from MSFC has dummy
routines in place of these subroutines to facilitate compilation
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FETSIM USER'S MANUAL
Appendix for Graphic Output Capability
The version of FETSIM which provides a graphic output capability
is called FETGM4.	 FETGM4 is identical to FETSM4 with the exception
of the graphic output capability.
Through the use of additional control cards, the user is able to
specify the following options:
1. no graphic output
2. graphic output on only the Spectra 70 computer
3. graphic output on only the Calcomp 7000 series plotter
4. graphic output cn both the Spectra 70 and the Calcomp
The additional control cards follow the FETSIM input data cards
and are described below.
Contro l Cards
1.	 The first card required for the graphic output is the
option control card which informs the program which c`
the four options previcusly listed is desired. 	 Tha
cumber corresponding to the desired option is placed
in column 4 of the option control card. 	 The option and
their corresponding numbers are listed below:
Number	 Option
	0 	 no graphic output
	
1	 graphic output on the
Spectra 70 only
	
2	 graphic output c: t ,e
Calcomp only
	
3	 graphic output on both the
Spectra 70 and the Calcomp
2.	 The next card in the input sequence is the voltage
selection card which specifies which node voltages are
to be plotted.	 Since the voltages across nodes #1 and
#2 are always constant, plotting of these voltages will
not be allowed.	 The user specifies which node voltages
from nodes =3 through #19 inclusive are to be plotted in










If the user desires a specific node voltage to be plotted,
then he places a non-zero decimal number in the appropriate
column.	 If he doesn't want any voltages to be plotted, then
a blar< card must be used. 	 The voltages will be plotted in
groups of four.	 4utomatic scaling of the voltage axis will
be performed.	
-{Mng. Source,
3. The next card in the input sequence is the current
selection card which specifies which	 b-currents
are to be plotted.	 The user specifies which branch
currents from branches #1 through 40 inclusive -are to
be plotted in columns #2 througo 80 inclusive as follows:





If the user desires a specific branch current to be plotted,
then he places a non-zero decimal number in the appropriate
column.	 If he doesn't want any currents to be plotted, then
a blank card must be used.	 The currents will be plotteo in
groups of four.	 Automatic scaling of the current axis will
be performed.
4. The fourth card in the input sequence is the time scaling
card.	 This card's interpretation depends on where the
graphic output is to be generated (Spectra 70 or Calcomp).
For Spectra 70 output, the card specifies the number of
lines per print interval .	 For Calcomp output, the card
specifies the spacing per print interval in tenths of an
inch.	 The allowable range is 1 to 10 inclusive.
	
the
value is specified in columns #3 and 4 and is right-
justified.
-	 3	 -
If the user has specified output on either the Calcomp









0	 Do not stop, do not change pen
	
0	 Automatically change pen at start




	 Stop after each X pen selects;
user will change pen colors;
and continue plotting.	 If mul-
tiple pen plotter, user may change
pen colors, for example, after 4
pen selects.
The color select option is specified on its own sep!ratz
card. occupies cel:::-ins 7#3 and 4 and is right-justified.
6. If the user has specified output on either the Calcomp
alone or both the Spectra and Calcomp, then he may
include an additional card in his input deck which
specifies the following items:
a. the number of pens on the plotter
b. the X-limit of the plotter
c. the X-spacing between graphs
d. the Y-limit of the plotter
e. theY-spacing between graphs
f. the Y-size of the graphs
The number of pens on the plotter is specified in column
4 and has a range of one to four.
	 If unspecified, the
default value (4) will be used.
The X-limit of the plotter is specified in columns 7 & 8
(right-justified) and has a maximum value of 72 inches.
If unspecified, the default v,.lue (72) will be used.
I
- 4 -
The X-spacing between graphs is specified in column 12
and has a range of one to four inches.
	
If unspecified,
the default value (2) will be used.
The Y-limit of the plotter is specified in columns 15 b
16 (right-justified) and has a maximum value of 48 inches.
If unspecified, the default value (48) will be used.
The Y-spacing between graphs is specified in column 20
and nas a range of ore to four inches.
	
If unspecified,
the default value (2) will be used.
The Y-size of the graphs is specified in column 24 and
has a range of 6 to 9 inches.
	
If unspecified, the default
value (6) will be used.
General Operating Information
The program occupies less than 148,000 bytes of memory on the Spectra
70/45 computer and runs under control of the monitor job stream
processor.
The plotting options and parameters selected by the user will be
printed during the execution of the program.
Inde p endent of where the graphs are p lotted (S p ectra 70 or Cabo-^'
each grapn is united in the time direction to a maximum of 200 time
intervals (including time = 0).
If a required control card is missing or at least one of the para-
meters on a card is incorrect, then the message "BAD CONTROL CARD"
will be printed and the program will terminate.
When the current and voltage information is bung printed in tabular
form on the line printer, it is also being written to the system tape
called SYSUT3.	 When the printing of the tabular data is completed,
the program rewinds SYSUT3 and reads the contents of SYSUT3 back
into main memory.	 At this point it is possible that the program
will print the message "INSUFFICIENT DATA on SYSUT3" and terminate.
If this occurs, the most likely causes are either 	 worn tape being
used for SYSUT3 or a defective tape drive.
When graphc are plotted on the Spectra 70, the four symbols used for
plotting in each graph are: A, B, C, and D. If two or more symbols
occupy the same position in the graph, then the symbol furthest from
the beginning of the alphabet will be printed.
When output on the Calcomp plotte
	 is requested, a standard 9-track
output tape called "CALCOMP" will have to be assigned during the
execution of the program.	 Instruction ,- concerning the setting up
of search addresses, etc. on the Calcora plotter will be printed
out )n the line printer.
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If the user has specified output on the Calcomp plotter, it is
possible that the message "INSUFFICIENT SPACE LEFT ON THE PLOTTER"
will be printed.	 If this occurs ) it signifies that the user has
not specified the Z-limit and/or Y-limit on the plotter large
enough to contain all of the requested graphical output.
If any suspected errors in the program arise, the user should send




Camden, New Jersey 08102
609-963-8000
Extension:	 PC-6735
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